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Abstract—HipMCL is a high-performance distributed memory
implementation of the popular Markov Cluster Algorithm (MCL)
and can cluster large-scale networks within hours using a
few thousand CPU-equipped nodes. It relies on sparse matrix
computations and heavily makes use of the sparse matrix-sparse
matrix multiplication kernel (SpGEMM). The existing parallel
algorithms in HipMCL are not scalable to Exascale architectures,
both due to their communication costs dominating the runtime
at large concurrencies and also due to their inability to take
advantage of accelerators that are increasingly popular.
In this work, we systematically remove scalability and perfor-
mance bottlenecks of HipMCL. We enable GPUs by performing
the expensive expansion phase of the MCL algorithm on GPU.
We propose a CPU-GPU joint distributed SpGEMM algorithm
called pipelined Sparse SUMMA and integrate a probabilistic
memory requirement estimator that is fast and accurate. We
develop a new merging algorithm for the incremental processing
of partial results produced by the GPUs, which improves the
overlap efficiency and the peak memory usage. We also integrate
a recent and faster algorithm for performing SpGEMM on CPUs.
We validate our new algorithms and optimizations with extensive
evaluations. With the enabling of the GPUs and integration
of new algorithms, HipMCL is up to 12.4x faster, being able
to cluster a network with 70 million proteins and 68 billion
connections just under 15 minutes using 1024 nodes of ORNL’s
Summit supercomputer.
Index Terms—Markov clustering, HipMCL, SpGEMM
I. INTRODUCTION
Clustering is one of the most studied problems in Computer
Science, with numerous algorithms targeting different types of
data and problem domains. One of the most popular algorithms
for clustering biological data, especially protein sequence
similarity and protein interaction data, is the Markov Cluster
(MCL) algorithm [1]. Due to its relatively non-parametric
nature and its output quality, MCL is the de-facto algorithm
for clustering these datasets. However, its limited scalability
makes it impossible to run on very large datasets and forces
scientists to look for alternative algorithms that output lower
quality clusters.
The MCL algorithm has been parallelized for multi-core and
many-core systems [2], [3], however the current scale of the
biological networks can make it imperative to use distributed
memory systems. In this direction, a recent study [4] proposed
the HipMCL algorithm for fast clustering of large-scale net-
works on distributed memory systems. The HipMCL algorithm
returns identical clusters to MCL up to minor discrepancies
due to floating-point rounding errors, but can run on thousands
of compute nodes and hundreds of thousands of cores. This
has opened up new opportunities for biologists to cluster
their very large datasets. However, HipMCL’s single-node
performance is on-par with the original MCL performance
so there has been little incentive for the biologists to switch
to a different implementation except to take advantage of
distributed memory clusters. Another downside of HipMCL
was its inability to utilize GPUs, which are becoming more
common in HPC centers. This paper addresses these limi-
tations by developing faster computational kernels, avoiding
redundant computations, and overlapping communication with
computation whenever possible.
Markov clustering is an iterative algorithm that operates
on a graph where the edge weights in the graph represent
similarity scores. It relies on the observation that a random
walk is more likely to stay in a cluster rather than travel
across the clusters. The MCL algorithm iteratively alternates
between two successive steps of expansion and inflation until
it converges. The expansion step performs random walks of
higher lengths and it enables connecting to different regions
in the graph. The inflation step aims to strengthen the intra-
cluster connections and weaken the inter-cluster connections.
One step of the random walk from all vertices can efficiently
be implemented as sparse matrix squaring, a special case of
sparse matrix-matrix multiplication (SpGEMM).
In this work, we identify various opportunities to improve
the performance of HipMCL and make it ready for Exas-
cale systems. To this end, we observed three performance
bottlenecks in HipMCL [4] that are algorithmically solved
in this paper. First, in-node SpGEMM contributes the most
to HipMCL’s computation time. Existing HipMCL uses a
heap (priority-queue) assisted column-by-column algorithm
for SpGEMM, which is appropriate for sparse graph process-
ing (≈ 10 nonzeros per column), but it becomes inefficient
for relatively dense matrices in MCL (≈ 1000 nonzeros per
column). Recent advances in SpGEMM indicate that a hash-
table assisted column-by-column method is more appropriate
for this setting, but care must be taken to find an optimal hybrid
combination of these two methods. We carefully benchmark
the candidates that can be integrated into the HipMCL code,
and find the density regimes on which each implementation
dominates. Based on this recipe, we dynamically choose the
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Algorithm 1: Overview of the MCL algorithm
Input: A weighted network G
1 A← Column stochastic version of the weighted adjacency
matrix of G
2 while change in successive iterations do
3 B ← AA // Expansion: random walks from all vertices
performed as SpGEMM
4 C ← Prune(B) // Sparsify the matrix by pruning small
entries (based on a user supplied threshold) and keep
top-k entries in every column
5 A← C  C // Inflation: strengthen the intra-cluster
connections and weaken the inter-cluster connections by
taking Hadamard power of the matrix
6 return the connected components of A
best algorithm for each HipMCL iteration.
Second, HipMCL uses a bulk synchronous programming
model, where processes synchronize after every major algo-
rithmic steps. Here, we reduce the number of synchronization
points by overlapping various operations. Especially, the use
of GPUs opens up opportunities for overlapping in two ways:
(1) we overlap the local SpGEMM computations with the MPI
broadcasts within distributed SpGEMM, and (2) we overlap
the CPU merging of intermediate SpGEMM products with lo-
cal SpGEMM operations on the GPU. The latter optimization
is realized by a novel merging algorithm that is completely
different from the method used in existing HipMCL.
Finally, HipMCL uses a two-pass algorithm for SpGEMM:
one for the symbolic multiplication to estimate memory needs
without materializing the output, and one for the actual mul-
tiplication. This almost doubles the computational time. We
develop a sampling-based strategy that can accurately estimate
the memory required for HipMCL iterations at a fraction of
the cost of performing a symbolic SpGEMM.
These three optimizations together with efficient implemen-
tations made HipMCL an order of magnitude faster than the
previous implementation. Hence, this work moved biological
clustering one step closer to exascale computing, which will
enable unprecedented scientific discoveries from massive-
scale biological networks. Our optimized and GPU-enabled
HipMCL code is available from the main HipMCL repository
(https://bitbucket.org/azadcse/hipmcl).
II. BACKGROUND AND RELATED WORK
Markov clustering is based on the idea of simulating flows
and it performs random walks on a given graph in order to
cluster its nodes. The algorithm performs simultaneous random
walks from every vertex in each iteration, followed by various
inflation and pruning strategies to ensure convergence and
to maintain sparsity. While there are faster algorithms that
find clusters around a set of seed vertices by only performing
random walks around those seeds [5], such algorithms do not
find the global set of clusters, unlike Markov clustering.
Notations used in this paper. A∗j denotes the jth col-
umn of A and inds(A∗j) denotes the set of indices of the
nonzeros within that jth column. Let nnz (·) be a function that
denotes the number of nonzero elements in a (sub)matrix. The
number of nontrivial floating point operations (i.e. aik ∗ bkj
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Fig. 1: The running time of HipMCL and the optimized
HipMCL on a network with 35 million proteins and 17 billion
connections on 100 nodes of Summit.
where both aik and bkj are nonzero) during the formation
of the product AB is denoted by flops(AB) and is equal
to
∑
j
∑
i∈inds(B∗j) nnz (A∗i). When the operands are clear
from the context, we often drop the parenthesis and just use
flops . The compression factor of AB, denoted by cf (AB),
is given by flops(AB)/nnz (AB). The data structures used
in SpGEMM can be sensitive to the compression factor. We
occasionally omit the inputs to these two functions and use
flops and cf when it is clear from the context which matrices
are multiplied.
Overview of the MCL algorithm. Algorithm 1 provides
a high-level description of the MCL algorithm. The algorithm
starts with a column stochastic matrix where each column
sums to 1. In each iteration, MCL performs three successive
operations (a) expansion, (b) pruning and (c) inflation. The
expansion step performs random walks from all vertices and
is implemented by SpGEMM. To keep the expanded matrix
sparse, the algorithm prunes small entries based on a user
supplied threshold. If the pruned matrix is too sparse or
too dense, the algorithm maintains a balanced sparsity by
keeping top-k entries (k is typically ∼1000) in every column
of the matrix. Finally, the inflation step strengthens the intra-
cluster connections and weakens the inter-cluster connections
by taking Hadamard power of the matrix. When the algorithm
converges, connected components of the final graph give the
final set of clusters.
Overview of HipMCL. HipMCL is a distributed-memory
parallel implementation of MCL developed using parallel
sparse matrix operations. The expansion step is parallelized
using the Scalable Universal Matrix Multiplication (SUMMA)
algorithm [6] tailored for sparse matrices [7] (described in
the next subsection). Parallelizing threshold-based pruning is
trivial as it is performed independently in local submatrices.
HipMCL identifies top-k entries in every column by selecting
top-k entries in each process and then exchanging these entries
with other processes. The inflation step is trivially parallelized
by squaring each non-zero entry of the matrix independently.
HipMCL performs one more optimization to handle the
high memory demands of clustering of large networks. When
the unpruned matrix after expansion does not fit in the ag-
gregate memory across all nodes, HipMCL fuses expansion
and pruning and performs these two steps in several phases.
In every phase, HipMCL multiplies the first matrix A by
a subset of columns of the second matrix B and prunes
the resultant submatrix of the output. In this way, HipMCL
avoids storing the entire unpruned matrix which may require
significantly more memory than the pruned version of the
output. In order to estimate the number of phases that will be
utilized in an iteration, HipMCL needs to estimate the memory
needed throughout the iteration. This estimation in HipMCL is
performed by a symbolic distributed SpGEMM prior to each
iteration. Details of these parallel algorithms can be found in
the original HipMCL paper [4].
Overview of Sparse SUMMA. The distributed SpGEMM
implementation of HipMCL uses the Sparse SUMMA al-
gorithm [7]. This algorithm is a 2D matrix multiplication
algorithm and is intensive in subcommunicator broadcast op-
erations. While alternative algorithms with better bounds are
known in the literature [8], they require a 3D data distribution
which would limit the processor configurations that HipMCL
could run. Furthermore, the cost of redistributing the data for
3D SpGEMM is unlikely to be amortized in the sparse case.
Assume that the input matrices A and B are both decom-
posed into
√
P × √P blocks, where P denotes the number
of processes. Let Aij denote the submatrix at the intersection
of ith row stripe and jth column stripe of A and let pij be
the process responsible for storing Aij . In C = AB, the
Sparse SUMMA algorithm in stage k starts with each pik
broadcasting Aik to the processes that are in the same row
with pik and each pkj broadcasting Bkj to the processes that
are in the same column with pkj , for 1 ≤ i, j ≤
√
P . This
is followed by the local multiplication AikBkj . Therefore, the
task of pij is to perform Cij =
∑√P
k=1AikBkj . The summation
is implemented via merging the list of intermediate products
resulting from submatrix multiplications of the form AikBkj .
Performance of different steps of HipMCL. Among all
steps in HipMCL, expansion is the most expensive step in
term of computation and communication complexity and also
in practice [4]. Figure 1 illustrates the percentage of time spent
in different steps of HipMCL for a network of 35 million
proteins and 17 billion connections that is executed on 100
nodes of Summit at Oak Ridge National Laboratory. This
is also one of the networks evaluated in our experiments
(isom100-1). As seen in the leftmost bar of Figure 1,
different steps of the expansion operations are among the
most expensive operations in the original HipMCL. Especially,
the local SpGEMM computations and the memory estimation
consumes ∼90% of the overall time. In this work, we aim to
improve different steps of expansion, which drastically reduces
the overall runtime of HipMCL with a factor of 12.4× as can
be seen in rightmost bar of Figure 1. Although the overhead
of communication and other stages such as merge seems to
be low, when we reduce the runtime of local SpGEMM and
the memory estimation, their overhead become comparable
and this opens up several optimization opportunities that are
discussed in our study. Therefore, the primary focus of this
paper is to significantly improve the performance of the
expansion step, which translates into an order of magnitude
performance improvement of HipMCL.
Related work on parallel SpGEMM. SpGEMM algo-
rithms are extensively studied in the literature, with sev-
eral parallel algorithms available for distributed memory sys-
tems [7], [9]–[11], for GPUs [12]–[19], and for multi-core
systems [12], [20], [21]. Multiplying sparse matrices in parallel
can be challenging for a number of reasons. Apart from the
issues related to irregular memory accesses that are generally
associated with computations on sparse matrices, SpGEMM
is especially difficult because the nonzero pattern of the
output matrix is not known in advance. In addition, the
load imbalance among parallel processing units needs to be
addressed when the input matrices are irregular. Many works
for the parallelization of SpGEMM base their approaches
on Gustavson’s algorithm [22]. This algorithm necessitates
merging of intermediate results to get the final product, which
can be achieved in several different ways: sparse accumula-
tors (SPA) [20], [23], expansion-sorting-compression method
(ESC) [17], [24], heap-based accumulators [9], [13], hash
tables [14], [15], and merge sorts [16].
III. PIPELINED SPARSE SUMMA
There are several different sections in HipMCL which can
benefit from running on GPUs. However, the most compu-
tationally expensive of them is the local SpGEMM, and it
easily tends to dominate other computations. Local SpGEMM
on CPU often consumes more time than the time consumed
by all other computations. Therefore, we exclusively focus on
this operation to port on to the GPUs. Rather than porting
everything on GPU, we prefer a hybrid CPU-GPU approach
due to high memory requirements of the MCL algorithm. We
propose a hybrid algorithm called Pipelined Sparse SUMMA,
which offloads the local SpGEMM operations in the Sparse
SUMMA algorithm to the GPU and meanwhile tries to keep
CPU as busy as possible. We first describe this algorithm and
then we focus on issues related GPUs and data formats.
HipMCL performs the expansion step in phases in order
to limit the memory consumption when it estimates that the
intermediate matrix (before pruning) cannot fit into the aggre-
gate memory available in the system. Performing expansion
in multiple phases causes one of the input matrices to be
broadcast multiple times during the multiplication, exacerbat-
ing the communication costs. These broadcasts can effectively
be performed by the CPU while GPU is busy with the local
SpGEMM. The timeline for a four-stage execution of the
Sparse SUMMA algorithm is illustrated in top half of Figure 2,
where each broadcast is followed by a multiplication.
When local multiplication in Sparse SUMMA is performed
by the GPU, the host produces input matrices for the device
via broadcasts, and the device multiplies them and produces
time
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time
CPU
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Fig. 2: A four-stage execution of the Sparse SUMMA (top) and
the Pipelined Sparse SUMMA (bottom) algorithms. Broad-
casts are indicated with B and the multiplications are indicated
with M . Purple boxes represent host to device data transfers.
intermediate results for the host, which merges them. The
overlapping of multiplication in stage k with the broadcast
operations in stage k + 1 is enabled by performing local
multiplication on GPU and the extra memory provided by
GPU. As soon as the input matrices are transferred to the
device, the CPU can free the memory occupied by these
matrices, and continue on to prepare the inputs of the next
stage. In this way, the CPU only needs to wait for the transfer
of the input matrices (not the multiplication itself) to proceed
into the next stage. Hence, we can reduce the time required
for the multiplication in stage k and broadcast in stage k + 1
to maximum of those summed by the host to device transfer
time. The timeline for a four-stage execution of the Pipelined
Sparse SUMMA is illustrated at the bottom half of Figure 2.
It can be seen from the figure that the closer the multiplication
and the broadcast time, the shorter the idle time for the device
or the host.
Compared to the host, the device usually has limited
memory. Taking this into account, we make CPU responsible
for the storage of intermediate results and merging of them,
which necessitates a fairly large amount of memory. The
memory of GPU is only used for a single local multiplication
at a time, hence it only stores the input matrices and the
respective intermediate results, which are transferred back to
the host right after the multiplication. We describe a new
and efficient merging algorithm specifically tailored for the
Pipelined Sparse SUMMA algorithm in Section IV.
We utilize multiple libraries to perform local SpGEMM on
GPU. These libraries are: bhsparse [13], nsparse [15],
and rmerge2 [16]. There are two important criteria in se-
lecting where (i.e., CPU or GPU) and with which library (i.e.,
bhsparse, nsparse, or rmerge2) to perform the local
SpGEMM on GPU: flops and cf . The flops metric is used to
decide whether to perform the multiplication on GPU or CPU.
In the case where there are not enough arithmetic operations to
saturate the GPU threads, we perform multiplication on CPU.
Otherwise, we perform SpGEMM on GPU by selecting the
library for that purpose according to cf .
A. Managing multiple GPUs on a node
The management of multiple GPUs on a single node can be
done in several ways. The most straightforward and effortless
approach is to use a single MPI process per GPU. This
approach might be viable for applications that does not heavily
make use of CPU resources. However, in HipMCL we keep
CPU responsible for several tasks involving communication
and multi-threaded computations while the GPU is busy with
the local SpGEMM. Therefore, if there are r GPUs and s cores
on a single node, the question reduces to choosing between
using r MPI tasks each with s/r threads and using a single
MPI task with s threads for computations on CPU. We found
that using a single MPI process per node and relying on
intra-node multi-threading was more effective for HipMCL
(Section VII-B).
We divide local SpGEMM computations on a single node
among GPUs by following a similar approach to the phased
execution of the expansion step in HipMCL. Local C = AB
is computed by entirely copying A to all GPUs devices and
dividing columns of B evenly among GPUs. This results in
each GPU computing its own portion of the output matrix and
makes the formation of the final output matrix trivial.
B. Sparse matrix storage format
The data structures for storing sparse matrices in HipMCL
differ from those utilized in bhsparse, nsparse, and
rmerge2. All these three libraries rely on compressed sparse
row format (CSR) for storing matrices. HipMCL, on the
other hand, relies on doubly compressed sparse column for-
mat (DCSC), which is designed for efficient representation
and processing of hypersparse matrices [25]. DCSC format
basically uses an additional array compared to the compressed
sparse column format (CSC) by also compressing the column
pointers.
The conversion from DCSC to CSR format is not fully
necessary and it is possible to save from preprocessing time
by making use of most of the underlying structures already
existent. We first get the CSC format from DCSC by simply
decompressing the column pointers. This does not alter the
index and value arrays (each size of number of nonzeros)
stored in the DCSC format and just creates and fills a new
array for the decompressed column pointers. Considering we
have A and B stored in CSC format, the conversion from CSC
to CSR format may look necessary at first glance to perform
C = AB. However, storing a sparse matrix in CSC format
is equivalent to storing its transpose in CSR format. Hence,
computing CT = BTAT with all matrices in CSR format
actually produces the result matrix C in CSC format, which
is then processed within HipMCL. Therefore, no explicit
conversion is necessary if we compute BA with both matrices
in CSC format.
IV. BINARY MERGE
There is a further optimization opportunity in keeping both
the GPU and the CPU busy by performing the merging of
intermediate products on CPU while the performing local
SpGEMM on GPU. However, the existing HipMCL imple-
mentation would not allow this as it defers the merging of
intermediate products (i.e., the result of each AikBkj) until
all stages of the Sparse SUMMA complete. While this is
asymptotically fast, it limits opportunities for hiding the cost
of merging. To this end, we implement a binary merge scheme.
The Sparse SUMMA algorithm executes in k =
√
P stages
and in each stage, a set of intermediate results are produced
for the output matrix. The intermediate results for an element
of the output matrix are merged (i.e., summed) to get the final
value. A heap data structure of a maximum size of k is utilized
for merging of the intermediate results, which results in a
variant of the algorithm known as k-way merge or multiway
merge [26]. For the analyses and discussions in this section,
we assume each of the k lists to be merged contains n elements
and they are pairwise disjoint in terms of the output matrix
indices they contain. The latter assumption, although does not
make much difference in the runtime of multiway merging,
leads to worst-case behavior of the binary merge, and hence it
is helpful to get the upper bound. The complexity of multiway
merging is O(kn lg k).
After local SpGEMM computation on GPU, we can start
merging the intermediate results on CPU in an incremental
manner without needing to wait for all of the k lists to do
the merge. In this way, the computations for merging can be
overlapped with the local SpGEMM computations, hence we
can keep CPU busy while GPU proceeds to the next stage of
the Sparse SUMMA algorithm. Note that the merging is often
cheaper than the local SpGEMM in HipMCL.
The merging can be done immediately when an intermediate
result list becomes available by merging it with the already
existing merged results computed from the merges in the previ-
ous stages. This approach consists of k−1 successive two-way
merges (i.e., no heap) and contains a total of n(k(k+1)/2−1)
operations, assuming merging of two lists are in linear in
terms of sizes of both lists. Although modest in term memory
usage compared to multiway merge, immediately merging
results performs many redundant passes over the intermediate
results. It also continuously occupies the CPUs, which are
also tasked with the relatively more expensive broadcast
operations in the Sparse SUMMA algorithm. Taking these
issues into consideration, we propose a cheaper alternative
called binary merge, which merges intermediate results only
in even-numbered stages of the Sparse SUMMA algorithm.
This algorithm is illustrated in Algorithm 2.
The binary merge algorithm has practically the same merg-
ing structure of the merge sort algorithm. The basic difference
is that since the lists come in order as they become available,
the algorithm cannot follow a divide and conquer design. The
runtime complexity of Algorithm 2 is O(kn lg k) assuming
that the merging of the lists in line 14 is performed with
successive two-way merges. Note that there may be more than
two lists to be merged in L in the algorithm. In practice we
found performing successive two-way merges inefficient, and
instead we choose to merge all the lists in L by using a heap.
Assuming k is a power of 2, this leads to
kn
2
lg k∑
i=2
lg i+ kn lg (lg k + 1) =
kn
2
(
lg k∑
i=2
lg i+ 2 lg (lg k + 1))
=
kn
2
(lg (lg k + 1)! + lg (lg k + 1)) <
kn
2
(lg (lg k + 2)!)
Algorithm 2: Binary merge
Input: number of stages (nstages)
Output: merged list
1 Initialize an empty stack S
2 for i← 1 to nstages do
3 Wait for list li to be available
4 S.push(li)
5 j ← i, nmerges← 0
6 while j is even and j 6= 0 do
7 nmerges← nmerges+ 1
8 j ← j/2
9 if nmerges = 0 then
10 continue
11 Let L be an array of size nmerges+ 1
12 for j ← 1 to nmerges+ 1 do
13 L[j]← S.pop()
14 merged list← merge all lists in L
15 S.push(merged list)
16 return S.pop()
number of operations, which derives from the fact that the
sizes of the heaps used in the merges are different and bounded
by lg k + 1. Since lg n! = Θ(n lg n),
kn
2
(lg (lg k + 2)!) =
kn
2
(lg k + 2)(lg(lg k + 2))
= O(kn lg k · lg lg k),
which is only a factor of lg lg k worse than O(kn lg k). In
terms of computational efficiency, binary merge is slightly
inferior to the multiway merge. However, it enables two critical
optimizations. First, we are able to overlap it with the expen-
sive local SpGEMM. Second, it is more efficient in terms of
memory usage since the multiway merge necessitates storing
all intermediate results. Considering some of the intermediate
results in binary merge will be compressed along the way, the
final merge is likely to contain fewer intermediate results than
the multiway merge.
V. PROBABILISTIC MEMORY REQUIREMENT ESTIMATION
To cluster large networks, HipMCL executes the Sparse
SUMMA algorithm in h phases in order to not to exceed the
available memory at each process. Instead of expanding and
pruning the entire matrix altogether, HipMCL expands and
prunes b columns at a time in each phase, where b can be
adjusted to achieve a trade-off between memory requirements
and computational efficiency. To find the number of phases,
HipMCL first needs to estimate the memory required prior
to running an MCL iteration. Note that the estimation needs
to be done at the beginning of each iteration of the MCL
algorithm as the input network constantly changes across the
iterations. This estimation in HipMCL is done via a symbolic
SpGEMM within the Sparse SUMMA algorithm using the
entire network. It inherently necessitates less memory com-
pared to the numeric multiplication since the output matrix
is never materialized. However, it is expensive, i.e., O(flops),
and most of the challenges related to numeric SpGEMM still
exist for the symbolic multiplication as well. Since we are just
estimating the amount of memory needed through an MCL
iteration, it is reasonable to make a probabilistic estimation,
Aa∗1 a∗2 a∗3 a∗4 a∗5
a1∗
a2∗
a3∗
×
B
b∗1 b∗2 b∗3 b∗4
b1∗
b2∗
b3∗
b4∗
b5∗ a3∗〈k3,1, . . . , k3,r〉
a2∗〈k2,1, . . . , k2,r〉
a1∗〈k1,1, . . . , k1,r〉
a∗5/b5∗
a∗4/b4∗
a∗3/b3∗
a∗2/b2∗
a∗1/b1∗
b∗4
b∗3
b∗2
b∗1
Fig. 3: The layered graph that represents an example
SpGEMM instance. The keys associated with the vertices in
the first layer are propagated across successive layers.
which may result in fewer or more number of phases compared
to the correct value. This can easily be compensated by using
a slightly smaller input value for the actual available memory
of each process.
To estimate the number of output elements in SpGEMM,
we adapt the method proposed by Cohen [27]. This method
makes use of the layered structure of C = AB, by capturing
it with a three-layer graph, where the vertices in the first
layer represent the rows of A, the vertices in the middle layer
represent the columns of A or rows of B, and the vertices in
the third layer represent the columns of B. Figure 3 shows
an example layered graph that represents multiplication of a
3 × 5 and a 5 × 4 matrix. It assigns random keys following
an exponential distribution to the vertices in the first layer,
and then propagates the smallest keys across the layers. The
crux of this method is that for a vertex v that is in any layer
other than the first layer, there is a correlation between the
number of first-layer vertices that reach v and the key of the
minimally ranked vertex among them. For each vertex in the
first layer, the algorithm uses r keys, ki,1 . . . , ki,r, drawn from
an exponential distribution. After propagating the keys across
layers it makes the estimation (r− 1)/∑rj=1 ki,j on the final
keys. The accuracy of the estimation gets better with increased
number of keys.
The runtime of this probabilistic estimation method is
O(r · (nnz (A) + nnz (B))).There are several advantages to
it compared to the estimation with symbolic SpGEMM. First,
when cf is large, its complexity is expected to be smaller than
the O(flops) runtime complexity of the symbolic SpGEMM.
Note that the most time-consuming local SpGEMM operations
in HipMCL possess a large cf . Although the runtime of
the algorithm increases proportional to the number of keys
used, with our experiments we confirm that a small number
of keys is able to produce good estimations. Moreover, the
probabilistic estimation is easy to parallelize with a vertex-
based task distribution and the processing of each set of keys
necessitates no communication or coordination among threads
or processes. Another advantage of this method is that its
memory requirements are low, which is proportional to the
number of keys and number of rows/columns of the matrices.
VI. FASTER SPGEMM ON CPU
In this section we describe the adaption of a recent algo-
rithm [21] for performing SpGEMM on CPU. This specifically
aims at optimizing HipMCL for the systems without GPUs. As
discussed in Section II, the merging of the intermediate results
produced for an output column in SpGEMM can be performed
with different data structures. HipMCL relies on heaps for this
purpose. Note that this is similar to the merging problem in
Section IV, which contains the intermediate results produced
across different stages of the Sparse SUMMA algorithm. Here,
we solely focus on producing output results within a single
iteration of the Sparse SUMMA algorithm, i.e., single local
SpGEMM. The same structures could be used for both of
these merge operations, however, we found out heaps to be
performing better in merging results produced in different
stages of the Sparse SUMMA algorithm. Within a single
SpGEMM, however, hash tables prove to be better for the
reasons described below.
Similar to their previous work addressing SpGEMM on
GPUs [15], the work for CPU-based SpGEMM [21] also
uses hash tables, but this time for shared-memory parallel
SpGEMM on multi-core systems (Intel Xeon and KNL). This
approach maintains a different hash table for each thread. The
size of a hash table is determined according to the maximum
number of flops per row among the rows assigned to this
thread and the same hash table is utilized throughout the
thread’s lifetime. The symbolic multiplication is performed by
simply inserting keys into the hash table, while the numeric
multiplication additionally necessitates the update of the val-
ues. The final values for a column are obtained by sorting the
hash table after all intermediate results are processed.
For SpGEMM instances with small cf values, the heaps
tend to perform better than the hash tables and for the instances
with large cf values, the hash tables outperform the heaps [21].
Hash tables are the recommended data structures for the
SpGEMM when cf is large and the nonzeros in the columns
are sorted with respect to their row identifiers. Since the most
time-consuming multiplications have a large cf in HipMCL as
we will argue in our evaluation, hash-table-based SpGEMM is
expected to make a big difference on CPU. For these reasons,
we utilize hash tables for SpGEMM on CPU.
VII. EVALUATION
A. Datasets and Setup
HipMCL heavily makes use of the sparse matrix operations
and data structures provided by the Combinatorial BLAS li-
brary (CombBLAS) [28]. CombBLAS is a distributed-memory
parallel graph analytics library written in C++ using MPI and
OpenMP. We have integrated GPU support for performing
SpGEMM into CombBLAS and significantly enhanced it with
the described optimizations. Three GPU codes bhsparse,
nsparse, and rmerge2 are made accessible to calls by
CombBLAS sparse matrix storage formats with a common
interface so that they can be used independently throughout
the execution. The distribution of work among the threads on
TABLE I: Three medium-scale (top half) and three large-scale
networks (bottom half) used in the experiments.
network #proteins #connections
archaea 1,644,227 204,784,551
eukarya 3,243,106 359,744,161
isom100-3 8,745,542 1,058,120,062
isom100-1 35M 17B
isom100 70M 68B
metaclust50 383M 37B
a node depends on the stage of the HipMCL algorithm being
run and how it is parallelized. There are several distinct stages,
such as merging, memory requirement estimation, selection,
etc. In most of these stages, a dynamic work distribution is
utilized through OpenMP. For tasks that require more involved
coordination, we use pthreads. We used g++ 5.4.0 to compile
the host code and Cuda Toolkit 9.2 to compile the device code.
We conduct our experiments on the IBM supercomputer
Summit hosted at Oak Ridge National Laboratory (number
one system as of writing of this paper at Top500 list [29]).
Summit has a total of 4608 nodes. Each node contains two
IBM Power9 CPUs (each with 22 cores clocked at 3.3 GHz
and 256 GB memory) and six NVIDIA Volta V100 GPUs
(each with 80 streaming multiprocessors and 16 GB memory).
The nodes are connected in a non-blocking fat-tree topology
using a dual-rail Mellanox EDR InfiniBand interconnect.
In order to validate the proposed optimizations for HipMCL,
we conduct experiments using relatively few compute nodes
using the three medium-scale networks in top half of Ta-
ble I. The archaea, eukarya, and isom100-3 networks
respectively contain Archaeal, Eukaryotic, and all proteins
from the isolate genomes in the Integrated Microbial Genomes
(IMG) database [30]. For isom100-3, we reduced the size
of the Isolate-3 graph (isom100) from the original HipMCL
paper [4] by extracting an induced subgraph whose vertices
are a random |V |/8-sized subset of the vertices in the original
graph. After validating our optimizations on these three net-
works, we finally evaluate the overall performance of HipMCL
with all optimizations enabled on three larger networks given
in bottom half of Table I. isom100-1 is generated follow-
ing the methodology for generating isom100-3 by using
|V |/2-sized subset of the vertices in the original graph. The
metaclust50 network contains the similarities of proteins
in Metaclust501, which consists of the predicted genes from
metagenomes and metatranscriptomes of assembled contigs
from IMG/M and NCBI. We use an inflation parameter of
2 for HipMCL in all experiments.
B. Pipelined Sparse SUMMA
Algorithm selection for local SpGEMM. We evaluate the
performance of local SpGEMM computations on CPUs and
GPUs for different algorithms. For both CPU and GPU, we
rely on two metrics in selecting an algorithm for performing
SpGEMM: flops and cf . For local SpGEMM on CPU, we
found hash-table-based algorithm, abbreviated as cpu-hash,
1https://metaclust.mmseqs.com
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Fig. 4: Overall time spent in SpGEMM.
to be more effective than the heap-based algorithm for most of
the time. For small cf values, the heaps show themselves to
be slightly more effective while for large cf values hash tables
perform significantly better. For local SpGEMM on GPU,
among the tested three libraries nsparse is found to perform
significantly better than bhsparse and rmerge2 for large
cf , while for small cf , rmerge2 is found to be slightly
better. We also evaluated a hybrid scheme, abbreviated as
hybrid, which selects one of the four schemes (cpu-hash,
nsparse, bhsparse, rmerge2) in multiplication accord-
ing to cf and the flops of the SpGEMM.
Figure 4 presents the time spent in SpGEMM by the tested
schemes for three different networks. The SpGEMM greatly
benefits from running on GPU: rmerge2, bhsparse, and
nsparse are up to 1.1×, 2.6×, and 3.3× faster than
cpu-hash, respectively. The hybrid scheme slightly im-
proves the SpGEMM runtime compared to the best performing
GPU library nsparse from 2.7× to 3× for the archaea
network and from 3× to 3.2× for the eukarya network.
Overlap efficiency. We analyze the effect of overlapping
local SpGEMM computations on GPU with the broadcasts
and the merging of intermediate results on CPU. Note that
we are able to hide the overhead of either the operations on
GPU or the operations on CPU. Ideally the time to perform
these operations is given by the unit that takes longer. Our
experimental setup for testing the effectiveness of overlapping
CPU and GPU operations consists of testing three networks on
three different number of nodes 16, 36, and 64. We measure
the individual time to perform SpGEMM on GPU (including
data transfers, pre/postprocessing), to perform the broadcasts,
to perform the binary merge, and finally the actual time that
takes to perform these with the overlaps. Table II presents the
obtained results.
As seen in Table II, we are able to hide most of the compu-
tations on CPU. In the table, the computations on GPU take
longer than the computations on CPU (i.e., compare SpGEMM
time with the summation of the broadcast and merge time).
Hence, the SpGEMM time determines the runtime as it takes
longer. The overall runtime is close to the SpGEMM time
and it is 15%-20% higher than it. Ideally if all the time
TABLE II: Overlap efficiency.
time (seconds)
network #nodes SpGEMM bcast merge overall
archaea
16 14.6 3.4 3.1 17.2
36 9.5 4.4 2.4 11.4
64 7.1 3.4 1.7 8.4
eukarya
16 27.2 5.3 6.1 32.2
36 20.0 7.5 5.4 23.2
64 14.0 6.8 3.6 16.5
isom100-3
16 145.7 39.9 26.7 170.5
36 99.9 28.2 26.0 114.8
64 55.1 19.2 15.3 64.8
spent on CPU were hidden, these two values would have been
equal. However, there are certain operations whose overhead
we cannot hide. For example, the first broadcast or the final
merge operations (which is the most expensive one in the
binary merge) cannot be hidden because GPU is idle during
those. Another such overhead is the host and device transfers.
These add up and cause the overall runtime to be higher than
the ideal runtime.
Managing multiple GPUs on a node We evaluate the
efficiency of controlling GPUs on a single node by comparing
the utilization of threads and MPI processes for that purpose.
In our experimental setting, we distribute the computational
resources of 16 nodes among (i) 16 MPI processes, one
process per node, with each process assigned 40 threads and 4
GPUs on a node and (ii) 64 MPI processes, four processes per
node, with each process assigned 10 threads and a single GPU.
We refer to the former as the thread-based setting and the latter
as the process-based setting. This evaluation aims to find out
whether threads or processes are more effective in controlling
the resources on a node for HipMCL. We use 4 GPUs on a
node instead of all 6 GPUs due to the HipMCL’s requirement
of perfect square numbers as the number of MPI processes as
input. We note this underutilization of GPUs only happens for
the purposes of evaluation of threads versus processes and all
GPUs are properly utilized in our final code. We report the
time spent in five different stages of HipMCL by the thread-
based and process-based settings in Figure 5 for eukarya
and isom100-3 networks. We omit the archaea network
as the it exhibits similar behavior to these two networks.
Figure 5 shows that the thread-based setting setting is more
effective than the process-based setting for all stages except the
pruning stage. For the isom100-3 network, the thread-based
setting is 13%, 23%, 19%, and 50% faster than the process-
based setting in the local SpGEMM, memory requirement
estimation, SUMMA broadcast, and merging stages, respec-
tively, while it is 24% slower in the pruning stage. Similar
values are observed for the eukarya network. The thread-
based setting seems to be more effective in controlling GPUs
and communicating data in HipMCL. We use the thread-based
setting for our large-scale experiments in the following section.
C. Binary merge
We assess the performance of the proposed binary merge
scheme in terms its runtime and memory requirements by
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Fig. 5: Threads vs. processes in managing a node’s resources.
comparing it to the multiway merge. Recall that the binary
merge scheme relies on GPU to perform the local SpGEMM
for overlapping them and it incrementally merges the output
matrices on CPU in the Sparse SUMMA algorithm, while the
multiway merge scheme waits for the results of the all stages
of the Sparse SUMMA algorithm become available. For the
experiments in this section we used 16 nodes and 40 threads
(i.e., cores) per node for performing the merge. We test these
two schemes on three different networks.
The binary merge and the multiway merge exhibit very
similar runtime performances. On total, the binary merge is
only 3%, 4%, and 3% slower than the multiway merge for
the networks eukarya, archaea, and isom100-3 respec-
tively. These values are in line with the runtime complexities of
these two schemes, where the binary merge had an extra term
of O(lg lgK) compared to the multiway merge. In addition,
performing the merge operations in separate stages seems not
to have much effect on runtime, as may be expected due to the
better exploitation of locality in multiway merge. Note that the
binary merge scheme enables us to hide its runtime overhead,
which otherwise cannot be achieved via multiway merge.
We next compare how much memory the binary merge and
the multiway merge needs throughout the merge for the Sparse
SUMMA algorithm. For the multiway merge, this is simply
given by the total number of elements that are merged. For
the binary merge, since the merge operations are spread across
stages, its memory requirement is determined by the merge
that contains the maximum number of elements, which is
typically the merge in the final stage. Note that if the elements
to be merged had all distinct keys, the binary and the multiway
merge would have the same memory overhead. However, this
is usually not the case and for that reason the binary merge
leads to significant memory savings. Table III displays the
peak memory used by the binary merge and the multiway
merge in the first ten iterations of the MCL algorithm. The
binary merge has 20%-25% less memory overhead compared
to the multiway merge. These figures show that apart from
having roughly the same computational overhead -which can
effectively be hidden- with the multiway merge, the binary
merge is also more efficient in terms of memory usage.
D. Probabilistic memory requirement estimation
We evaluate the performance of probabilistic memory re-
quirement estimation in terms of accuracy and runtime by
comparing it to the exact memory requirement. In probabilistic
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Fig. 6: Relative error and runtime of probabilistic memory requirement estimation.
TABLE III: Peak memory usage (GB) in first 10 iterations of
the MCL algorithm (“mway” denotes the multiway merge).
archaea eukarya isom100-3
MCL iter. mway binary impr. mway binary impr. mway binary impr.
1 3.04 2.37 22% 6.50 5.11 21% 11.60 9.18 21%
2 5.06 3.91 23% 13.56 10.63 22% 14.22 11.06 22%
3 3.62 2.79 23% 8.37 6.54 22% 12.44 9.67 22%
4 2.21 1.69 23% 4.20 3.24 23% 9.74 7.53 23%
5 1.34 1.02 24% 2.37 1.80 24% 8.56 6.54 24%
6 0.81 0.61 24% 1.36 1.03 24% 3.40 2.58 24%
7 0.50 0.38 25% 0.75 0.57 25% 1.36 1.03 24%
8 0.28 0.21 25% 0.37 0.28 25% 0.54 0.41 23%
9 0.13 0.10 24% 0.15 0.12 23% 0.22 0.18 21%
10 0.06 0.04 22% 0.06 0.05 20% 0.10 0.08 15%
estimation, we use λ = 1 for the exponential distribution and
test out four different number of keys r ∈ {3, 5, 7, 10}. The
exact estimation is performed with the hash-table-based sym-
bolic multiplication. Recall that the goal of both schemes is
to compute the number of output elements in local SpGEMM,
which is then used to estimate the memory needed to run an
entire iteration of the MCL algorithm. Both schemes make
use of thread-level parallelism on a single node. We use 40
threads per node for the experiments in this section and report
the averages obtained by the single MPI task at each node.
The top half of Figure 6 illustrates the accuracy of the
probabilistic memory requirement estimation compared to the
exact requirement. By using relatively a few number of keys
we can get an estimation that is within 10% range of the
correct estimation. The worse prediction in the earlier itera-
tions of the MCL algorithm can be attributed to the columns
having a higher variance in terms of nonzeros they contain.
Compared to the number of phases estimated by the exact
TABLE IV: Runtime comparison of original HipMCL and the
optimized HipMCL (“h”: hours, “m”: minutes).
Network HipMCL [4] Optimized HipMCL
isom100-1 3.34h, Summit, 100 nodes 16.2m, Summit, 100 nodes
isom100 2.41h, Cori, 2048 KNL nodes 22.6m, Summit, 529 nodes14.1m, Summit, 1024 nodes
metaclust50 3.23h, Cori, 2048 KNL nodes 1.04h, Summit, 729 nodes
algorithm, overestimation may lead to larger number of phases,
while underestimation may lead to smaller number of phases.
Underestimation is more critical as it can lead processes to
go out of memory. However, this can easily be compensated
by providing a smaller value to HipMCL than each process’
actual available memory according to the relative error.
The bottom half of Figure 6 compares the cumulative time
spent in memory requirement estimation for the exact and
the probabilistic schemes. The probabilistic scheme is faster
compared to the exact scheme due to its constant factor that
does not change throughout the MCL iterations. Recall that the
number of operations performed by the probabilistic scheme
is r · nnz (A) + r · nnz (B) and it is independent of the flops
for C = AB. For the exact scheme, however, the complexity
depends on flops , i.e., it is cf ·nnz (C). Therefore, a compar-
ison between cf and r is partially helpful in explaining the
runtime differences between these two estimation schemes in
the earlier iterations (where the probabilistic scheme is faster)
and the later iterations (where the exact scheme is faster).
Relying on these observations, when cf is below a certain
threshold, we use the exact scheme.
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E. Scalability and HipMCL on large instances
Table IV compares the overall runtime of original
HipMCL [4] and the HipMCL that is improved with the opti-
mizations in this work. For the optimized HipMCL, we make
use of both the CPU and GPU resources on a node. We run
isom100-1 on 100 nodes of Summit for both versions to see
how much improvement the optimized HipMCL obtains for a
relatively large instance. For isom100-1, the GPU-enabled
and optimized HipMCL is 12.4× faster than the original
HipMCL. We also run the optimized HipMCL for isom100
and metaclust50 networks on Summit. We did not run
original HipMCL on these two networks on Summit because
it would take an extraordinary amount of compute hours due to
original HipMCL not utilizing the GPUs. Instead, we present
the clustering times reported in the original HipMCL paper
taken on the KNL nodes. This is admittedly not an apples-
to-apples comparison but it gives an idea how much resource
and time would be needed on a recent system with GPUs
using the optimized HipMCL, versus a relatively older system
with no GPUs using the original HipMCL. The performance
improvement we achieved relative to original HipMCL is
more pronounced for isom100 compared to metaclust50
because the SpGEMM runs on isom100 have a larger cf ,
leading to better utilization of GPUs.
Figure 7 presents the strong scaling plots of isom100-1
and metaclust50 networks. The efficiency is 49% and 57%
for isom100-1 and metaclust50 networks, respectively.
Figure 8 further illustrates the strong scaling behavior of
different stages of optimized HipMCL with GPU support.
Note that the overall time is a complex combination of these
stages; it is not equal to the sum of these stages because our
Pipelined Sparse SUMMA algorithm overlaps certain stages.
As seen from the figure, the biggest bottlenecks in scalability
are the memory requirement estimation, SUMMA broadcast,
and merging. The cost of the broadcast and merging operations
can be hidden to a certain extent by the Pipelined Sparse
SUMMA. Hence, the memory requirement estimation stage is
a more serious bottleneck: it takes roughly 2.5× the SUMMA
broadcast time at 400 nodes for the isom100-1 network
and 1.5× the SUMMA broadcast time at 729 nodes for the
metaclust50 network. The memory requirement estimation
involves successive communication and computational stages,
as it mimics the execution of Sparse SUMMA algorithm. In
the future, we plan to port computations to the GPU and adapt
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and isom100-1.
a pipelined methodology similar to the one used in Pipelined
Sparse SUMMA to further optimize the memory requirement
estimation.
Finally, we provide the GPU and CPU idle times in the
Pipelined Sparse SUMMA algorithm with respect to varying
number of nodes in Table V. The CPU idle times usually tend
to be higher than the GPU idles times. The CPU waits for the
GPU if the multiplication results are not yet computed, and
the GPU waits for the CPU if the broadcast operations are
not yet completed. The difference between the CPU and GPU
idle times is larger in the isom100-1 network because this
network is denser than metaclust50 and hence is more
likely to be compute intensive - as the CPU needs to stand
more idle while the GPU is busy performing the multiplication.
The GPU idle times can be reduced further, especially at large
concurrencies, via adapting 3D SpGEMM algorithm [9] in
HipMCL.
TABLE V: CPU and GPU idle times in Pipelined Sparse
SUMMA algorithm.
isom100-1 metaclust50
idle time (sec.) idle time (min.)
#nodes CPU GPU #nodes CPU GPU
100 178.0 26.5 256 18.1 18.8
144 122.8 21.4 361 13.2 17.6
196 107.8 27.4 529 11.6 9.5
289 62.5 17.6 729 10.3 6.6
400 50.8 23.3
VIII. CONCLUSIONS
Supercomputers are increasingly equipped with accelera-
tors, especially GPUs. Many complex applications are not able
to take advantage of these architectures due to a mismatch
between the application demands and the hardware constraints.
In this work, we focused on such an application called
HipMCL that uses sparse data structures, performs significant
amounts of communication, and has challenging data access
patterns. We demonstrated methods to optimize HipMCL
on large-scale supercomputers with GPU accelerators. Our
methods include a new merging algorithm that enable GPU-
CPU computation pipelining, overlapping communication with
computation, probabilistic memory requirement estimation,
and integration of faster computational kernels. The resulting
application is now able to fully take advantage of the acceler-
ators and the network. At scale, it runs more than an order of
magnitude faster for the same problem. This drastic reduction
in the time to solution enables clustering even larger biological
datasets such as those arising from metagenomic studies when
the data sizes have been increasing at a rate much faster than
Moore’s law.
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